Summary of "Altera AXI4 Memory-Mapped Bus Functional Model Suite"

High-level summary — Altera AXI4 memory-mapped BFM suite

What it is

A SystemVerilog, task‑based Bus Functional Model (BFM) suite that implements the AMBA AXI4 / AXI4‑Lite memory‑mapped protocol. It includes built‑in assertion checks to accelerate verification testbenches and is intended for use with common simulators (Cadence, Synopsys, etc.). The suite supports migration away from a legacy third‑party AXI VIP that will be deprecated at the end of 2025.

Provided components

Integration flows

IP Catalog / RTL flow

  1. Configure the BFM in the Installed IP Library → Verification → Simulation.
  2. Instantiate and connect the BFM in your RTL/testbench.
  3. Generate simulator setup scripts via Quartus or the tool menu to create libraries and scripts.
  4. Call the BFM instance from your SystemVerilog testbench (example instance paths: <bfm_inst>.axi4_manager_interface_0).

Platform Designer (PD) flow

Using the BFMs — testbench API & typical sequence

General step: import the Altera AXI BFM SystemVerilog package into your testbench.

Manager (master) usage

  1. Declare read/write transaction objects.
  2. Create and configure transactions (set ID, address, burst length, size, burst type). You can set fields individually or create and configure in one call.
  3. Reset the manager BFM.
  4. Use put_transaction() to enqueue a transaction, then call drive_transaction() to execute it.

Notes:

Subordinate (slave) usage

  1. Include the host memory class package as well.
  2. Declare read and write response transactions.
  3. Reset the subordinate BFM. Optionally initialize host memory using host_memory.initialize_data or load buffers.
  4. Put read/write response transactions (often in a loop) and drive them to respond to manager traffic.

Notes:

Inline monitor

API and migration notes (differences vs older third‑party AXI VIP)

Documentation includes example RTL and Platform Designer designs showing manager and subordinate usage to aid migration.

Where to find more information

Main speaker / sources

Note: Some proper names in auto‑generated subtitles were misspelled (for example, “Altera,” simulator vendor names, and the third‑party VIP name). The summary above corrects obvious typos.

Category ?

Technology


Share this summary


Is the summary off?

If you think the summary is inaccurate, you can reprocess it with the latest model.

Video