Video summary

Nvidia Interview questions SRAM Circuit Design Engineering Intern position

Main summary

Key takeaways

Technology

Summary of the video (SRAM circuit design interview – Nvidia intern)

The speaker (ARA) describes an Nvidia interview for an “SRAM circuit design engineering intern” role (shortlisted for Spring 2024). The interview is portrayed as mostly fundamentals-based, but with many follow-up questions designed to test not just answers, but the reasoning and the ability to relate parameters via equations.

Main technical topics covered

1) MOSFET / device-region concepts (I–V behavior)

  • Asked to plot/interpret (I_D) vs (V_{DS}) (PDS/related curve) and explain how the curve changes under specific conditions.
  • Follow-ups about how (I_D) changes when (V_{GS}) is increased/decreased by (\Delta), and how that affects the distance related to (I_{SAT}) (context-specific to the curve/region).
  • Device-level questions:
    • Behavior in linear region vs saturation region
    • Inversion layer formation
    • Pinch-off in saturation:
      • Why pinch-off happens
      • Effects on channel shape and channel modulation

2) Transistor/circuit-region identification and voltage node behavior

  • Given a circuit with an NMOS and a reference gate voltage (e.g., 5 V), plus a node voltage labeled (V_X).
  • Asked:
    • What (V_X) represents
    • What happens to (V_X) if the 5 V gate/source condition is reduced to 0 V
    • Determine the transistor operating region using (V_{GS}), (V_{DS}), threshold voltage, and explain which regions the device operates in.

3) CMOS inverter chain timing: propagation delay minimization via sizing

  • In an inverter chain scenario:
    • Given (C_G) (load capacitance) around 100 (units not specified)
    • Given inverter capacitances (e.g., (C_{GS}) mentioned)
  • Task:
    • Size the inverters (PMOS/NMOS sizing implied) so that propagation delay is minimum
  • Asked to generate timing/fanout plots:
    • Propagation delay vs load
    • Propagation delay vs fan-out (graphing required)

4) Wire RC delay modeling (interconnect effects)

  • Given two wires:
    • Example: 1 µm wire with known delay between A and B
    • Another wire: 2 µm length
  • Asked how delay changes with:
    • Wire length
    • Capacitance between wires (case where capacitance is maximum vs minimum)
    • Resistance change as length increases
    • Whether RC delay increases or decreases (and why)

5) Static timing analysis (setup/hold, FF timing, Fmax)

  • Using a D flip-flop timing setup with parameters such as:
    • Clock-to-Q delay = 1 ns
    • (T_{setup} = 1) ns
    • (T_{hold} = 2) ns (as stated)
  • Asked to comment on (F_{max}) and related follow-ups:
    • Whether (T_{hold}) depends on clock frequency
    • How to remove/avoid hold violations
    • Setup/hold equation structure:
      • Whether the clock-to-Q delay appears in the hold equation
      • Why or why not
  • Additional question:
    • Draw/identify a latch
    • Explain where setup violation and hold violation originate in the latch timing diagram

6) Transmission gate timing and impact on latch timing

  • Given inverter delay = 1 ns and transmission gate switching time = 5 ns
  • Asked to evaluate how (T_{setup}) / (T_{hold}) for a latch changes if:
    • the clock is delayed for the transmission gate
    • and how timing slack/violations appear as a result

7) CMOS sizing / transistor ratio reasoning

  • Asked about inverter sizing:
    • How to size NMOS/PMOS
    • Why sizing is needed (reasoning required)
    • Mentioned n-to-p ratio and what it is called (likely the sizing ratio concept)
  • Asked:
    • If there are many 0→1 transitions, what can be done to decrease delay (conceptual power/timing switching discussion)

8) Interview style / preparation advice from the speaker

  • The speaker emphasized that even “basic” answers trigger follow-up questions.
  • Advice given:
    • “Be strong with foundation”
    • “Think of a reason before answering”
    • Connect parameters using relationships/equations
    • Practice common fundamentals: region behavior, sizing, RC timing, and setup/hold analysis

Main speakers / sources

  • Speaker: ARA (candidate describing their Nvidia interview experience)
  • Source/organization: Nvidia (interviewer / interview process)

Original video